



# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO		
09/981,503 10/16/2001		L. James Hwang	X-953 US	6920		
24309 7	7590 08/25/2005		EXAMINER			
XILINX, INC			PHAN, THAI Q			
ATTN: LEGAL DEPARTMENT 2100 LOGIC DR			ART UNIT	PAPER NUMBER		
SAN JOSE, C		•	2128			
·			DATE MAILED, 00/05/000	DATE MAII ED: 08/25/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

				1				
		Applic	Application No. Applicant(s)					
Office Action Summary		09/98	1,503	HWANG ET AL.				
		Exami	ner	Art Unit				
		Thai Q		2128				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply								
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication; even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).								
Status								
1) 又	Responsive to communication(s) file	ed on <i>26 May 2005</i>	j.					
	s action is <b>FINAL</b> . 2b)⊠ This action is non-final.							
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Dispositi	on of Claims	•						
<ul> <li>4)  Claim(s) 1-14 is/are pending in the application.</li> <li>4a) Of the above claim(s) is/are withdrawn from consideration.</li> <li>5)  Claim(s) is/are allowed.</li> <li>6)  Claim(s) 1,6-9 and 11 is/are rejected.</li> <li>7)  Claim(s) 2-5,10 and 12-14 is/are objected to.</li> <li>8)  Claim(s) are subject to restriction and/or election requirement.</li> </ul>								
Applicati	on Papers	•						
<ul> <li>9) ☐ The specification is objected to by the Examiner.</li> <li>10) ☑ The drawing(s) filed on 16 October 2001 is/are: a) ☑ accepted or b) ☐ objected to by the Examiner.  Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).</li> <li>11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.</li> </ul>								
Priority u	inder 35 U.S.C. § 119							
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>								
Attachment	t(s)							
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 4) Interview Summary (PTO-413) Paper No(s)/Mail Date								
3) 🔲 Inform	e of Draftsperson's Patent Drawing Review (I nation Disclosure Statement(s) (PTO-1449 or No(s)/Mail Date	-	5) Notice of Informal I		O-152)			

U.S. Patent and Trademark Office PTOL-326 (Rev. 1-04)

Art Unit: 2128

### **DETAILED ACTION**

This Office Action is in response to applicant's amendment filed on 05/26/2005.

Claims 1-14 are pending in the action.

### Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000. Therefore, the prior art date of the reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

2. Claims 1, 6, 7, 8, 9, and 11 are rejected under 35 U.S.C. 102(e) as being anticipated by Waters et al, US patent application publication 2004/0143801 A1.

As per claim 1, Waters anticipates a method and system for electronic circuit design with feature limitations very identical to the claimed invention. According to Waters, the design method includes

Art Unit: 2128

Providing a plurality of user-selectable system-level design object, each level design defined by a system level function ([0036]-[0057]),

Providing a plurality of hardware level design objects, each hardware level design object configured to generate a hardware definition of a hardware level function in a combined manner to implement each system level design object ([0135]-[0144]),

Instantiating a system design in a design file including design objects selected by user,

And simulating behavior of the system level design with system design functions ([0148]-[0185]).

As per claims 6-8, Waters anticipates testbenches for system design level test and for functional test including data capture as claimed.

As per claims 9 and 11, Waters anticipates a method and system for electronic circuit design with feature limitations very identical to the claimed invention. According to Waters, the design apparatus includes means:

Providing a plurality of user-selectable system-level design object, each level design defined by a system level function ([0036]-[0057]),

Providing a plurality of hardware level design objects, each hardware level design object configured to generate a hardware definition of a hardware level function in a combined manner to implement each system level design object ([0135]-[0144]),

Instantiating a system design in a design file including design objects selected by user,

A computing environment that hosts a system level simulator (Fig. 1),

Art Unit: 2128

And the simulation means of the simulator for simulating behavior of the system level design with system design functions ([0148]-[0185]).

# Allowable Subject Matter

Claims 2-5, 10 and 12-14 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

## Response to Arguments

Applicant's arguments with respect to claims 1-14 have been considered but are moot in view of the new ground(s) of rejection.

#### Conclusion

1. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thai Q. Phan whose telephone number is 571-272-3783. The examiner can normally be reached on Monday-Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jean Homere can be reached on 571-272-3780. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2128

2. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Page 5

Aug. 14, 2005

Thai Phan

Patent Examiner

Art Unit: 2128